startup_stm32f030x6.s 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
  1. ;*******************************************************************************
  2. ;* File Name : startup_stm32f030x6.s
  3. ;* Author : MCD Application Team
  4. ;* Description : STM32F030x4/STM32F030x6 devices vector table for MDK-ARM toolchain.
  5. ;* This module performs:
  6. ;* - Set the initial SP
  7. ;* - Set the initial PC == Reset_Handler
  8. ;* - Set the vector table entries with the exceptions ISR address
  9. ;* - Branches to __main in the C library (which eventually
  10. ;* calls main()).
  11. ;* After Reset the CortexM0 processor is in Thread mode,
  12. ;* priority is Privileged, and the Stack is set to Main.
  13. ;*******************************************************************************
  14. ;* @attention
  15. ;*
  16. ;* Copyright (c) 2016 STMicroelectronics.
  17. ;* All rights reserved.
  18. ;*
  19. ;* This software is licensed under terms that can be found in the LICENSE file
  20. ;* in the root directory of this software component.
  21. ;* If no LICENSE file comes with this software, it is provided AS-IS.
  22. ;*
  23. ;*******************************************************************************
  24. ;* <<< Use Configuration Wizard in Context Menu >>>
  25. ;
  26. ; Amount of memory (in bytes) allocated for Stack
  27. ; Tailor this value to your application needs
  28. ; <h> Stack Configuration
  29. ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
  30. ; </h>
  31. Stack_Size EQU 0x400
  32. AREA STACK, NOINIT, READWRITE, ALIGN=3
  33. Stack_Mem SPACE Stack_Size
  34. __initial_sp
  35. ; <h> Heap Configuration
  36. ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
  37. ; </h>
  38. Heap_Size EQU 0x200
  39. AREA HEAP, NOINIT, READWRITE, ALIGN=3
  40. __heap_base
  41. Heap_Mem SPACE Heap_Size
  42. __heap_limit
  43. PRESERVE8
  44. THUMB
  45. ; Vector Table Mapped to Address 0 at Reset
  46. AREA RESET, DATA, READONLY
  47. EXPORT __Vectors
  48. EXPORT __Vectors_End
  49. EXPORT __Vectors_Size
  50. __Vectors DCD __initial_sp ; Top of Stack
  51. DCD Reset_Handler ; Reset Handler
  52. DCD NMI_Handler ; NMI Handler
  53. DCD HardFault_Handler ; Hard Fault Handler
  54. DCD 0 ; Reserved
  55. DCD 0 ; Reserved
  56. DCD 0 ; Reserved
  57. DCD 0 ; Reserved
  58. DCD 0 ; Reserved
  59. DCD 0 ; Reserved
  60. DCD 0 ; Reserved
  61. DCD SVC_Handler ; SVCall Handler
  62. DCD 0 ; Reserved
  63. DCD 0 ; Reserved
  64. DCD PendSV_Handler ; PendSV Handler
  65. DCD SysTick_Handler ; SysTick Handler
  66. ; External Interrupts
  67. DCD WWDG_IRQHandler ; Window Watchdog
  68. DCD 0 ; Reserved
  69. DCD RTC_IRQHandler ; RTC through EXTI Line
  70. DCD FLASH_IRQHandler ; FLASH
  71. DCD RCC_IRQHandler ; RCC
  72. DCD EXTI0_1_IRQHandler ; EXTI Line 0 and 1
  73. DCD EXTI2_3_IRQHandler ; EXTI Line 2 and 3
  74. DCD EXTI4_15_IRQHandler ; EXTI Line 4 to 15
  75. DCD 0 ; Reserved
  76. DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
  77. DCD DMA1_Channel2_3_IRQHandler ; DMA1 Channel 2 and Channel 3
  78. DCD DMA1_Channel4_5_IRQHandler ; DMA1 Channel 4 and Channel 5
  79. DCD ADC1_IRQHandler ; ADC1
  80. DCD TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
  81. DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
  82. DCD 0 ; Reserved
  83. DCD TIM3_IRQHandler ; TIM3
  84. DCD 0 ; Reserved
  85. DCD 0 ; Reserved
  86. DCD TIM14_IRQHandler ; TIM14
  87. DCD 0 ; Reserved
  88. DCD TIM16_IRQHandler ; TIM16
  89. DCD TIM17_IRQHandler ; TIM17
  90. DCD I2C1_IRQHandler ; I2C1
  91. DCD 0 ; Reserved
  92. DCD SPI1_IRQHandler ; SPI1
  93. DCD 0 ; Reserved
  94. DCD USART1_IRQHandler ; USART1
  95. __Vectors_End
  96. __Vectors_Size EQU __Vectors_End - __Vectors
  97. AREA |.text|, CODE, READONLY
  98. ; Reset handler routine
  99. Reset_Handler PROC
  100. EXPORT Reset_Handler [WEAK]
  101. IMPORT __main
  102. IMPORT SystemInit
  103. LDR R0, =SystemInit
  104. BLX R0
  105. LDR R0, =__main
  106. BX R0
  107. ENDP
  108. ; Dummy Exception Handlers (infinite loops which can be modified)
  109. NMI_Handler PROC
  110. EXPORT NMI_Handler [WEAK]
  111. B .
  112. ENDP
  113. HardFault_Handler\
  114. PROC
  115. EXPORT HardFault_Handler [WEAK]
  116. B .
  117. ENDP
  118. SVC_Handler PROC
  119. EXPORT SVC_Handler [WEAK]
  120. B .
  121. ENDP
  122. PendSV_Handler PROC
  123. EXPORT PendSV_Handler [WEAK]
  124. B .
  125. ENDP
  126. SysTick_Handler PROC
  127. EXPORT SysTick_Handler [WEAK]
  128. B .
  129. ENDP
  130. Default_Handler PROC
  131. EXPORT WWDG_IRQHandler [WEAK]
  132. EXPORT RTC_IRQHandler [WEAK]
  133. EXPORT FLASH_IRQHandler [WEAK]
  134. EXPORT RCC_IRQHandler [WEAK]
  135. EXPORT EXTI0_1_IRQHandler [WEAK]
  136. EXPORT EXTI2_3_IRQHandler [WEAK]
  137. EXPORT EXTI4_15_IRQHandler [WEAK]
  138. EXPORT DMA1_Channel1_IRQHandler [WEAK]
  139. EXPORT DMA1_Channel2_3_IRQHandler [WEAK]
  140. EXPORT DMA1_Channel4_5_IRQHandler [WEAK]
  141. EXPORT ADC1_IRQHandler [WEAK]
  142. EXPORT TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
  143. EXPORT TIM1_CC_IRQHandler [WEAK]
  144. EXPORT TIM3_IRQHandler [WEAK]
  145. EXPORT TIM14_IRQHandler [WEAK]
  146. EXPORT TIM16_IRQHandler [WEAK]
  147. EXPORT TIM17_IRQHandler [WEAK]
  148. EXPORT I2C1_IRQHandler [WEAK]
  149. EXPORT SPI1_IRQHandler [WEAK]
  150. EXPORT USART1_IRQHandler [WEAK]
  151. WWDG_IRQHandler
  152. RTC_IRQHandler
  153. FLASH_IRQHandler
  154. RCC_IRQHandler
  155. EXTI0_1_IRQHandler
  156. EXTI2_3_IRQHandler
  157. EXTI4_15_IRQHandler
  158. DMA1_Channel1_IRQHandler
  159. DMA1_Channel2_3_IRQHandler
  160. DMA1_Channel4_5_IRQHandler
  161. ADC1_IRQHandler
  162. TIM1_BRK_UP_TRG_COM_IRQHandler
  163. TIM1_CC_IRQHandler
  164. TIM3_IRQHandler
  165. TIM14_IRQHandler
  166. TIM16_IRQHandler
  167. TIM17_IRQHandler
  168. I2C1_IRQHandler
  169. SPI1_IRQHandler
  170. USART1_IRQHandler
  171. B .
  172. ENDP
  173. ALIGN
  174. ;*******************************************************************************
  175. ; User Stack and Heap initialization
  176. ;*******************************************************************************
  177. IF :DEF:__MICROLIB
  178. EXPORT __initial_sp
  179. EXPORT __heap_base
  180. EXPORT __heap_limit
  181. ELSE
  182. IMPORT __use_two_region_memory
  183. EXPORT __user_initial_stackheap
  184. __user_initial_stackheap
  185. LDR R0, = Heap_Mem
  186. LDR R1, =(Stack_Mem + Stack_Size)
  187. LDR R2, = (Heap_Mem + Heap_Size)
  188. LDR R3, = Stack_Mem
  189. BX LR
  190. ALIGN
  191. ENDIF
  192. END